

Low offset, rail-to-rail output, 36V operational amplifier.

Description

SL2177F (dual) and SL4177F (quad) are low-offset operational amplifiers featuring high input impedance and output swing capability within 200mV of the supply rails. Their input common-mode voltage range extends to the negative supply rail. They utilize Trim technology for offset voltage calibration, resulting in exceptionally low offset voltage (typical value of 50µV).

The chip supports both single-supply and dual-supply configurations. In single-supply mode, the supply voltage range is from ± 1.65 V to ± 18 V.

The SL2177F is available in SOP-8 and MSOP-8 packages, while the SL4177F is offered in SOP-14 and TSSOP-14 packages. All package types have an operating temperature range of -40° C to +125° C.

Features

- Low offset voltage: 50µV (typical)
- Zero drift: 0.5µV/℃
- High DC precision
 - > Open-loop gain (Avol): 120dB
 - > Power supply rejection ratio (PSRR): 110dB
 - > Common-mode rejection ratio (CMRR): 110dB
- Gain bandwidth product: 2MHz
- Static current: 400µA (typical)
- Power supply voltage range: ±1.65V to ±18V
- Rail-to-rail output
- Input extends to the negative supply rail

Applications

- Bridge amplifiers
- Strain gauges
- Sensor applications
- Temperature measurement
- Electronic scales
- Medical devices
- Resistance thermometers



Pin distribution



Fig.1 Pin Distribution

Pin description

Symbol	Description
+INA, +INB +INC, +IND	the non-inverting input of the operational amplifier
-INA, -INB -INC, -IND	the inverting input of the operational amplifier
+Vs	positive power supply terminal
-Vs	negative power supply terminal (connected to ground when single power supply is used)
OUTA, OUTB OUTC, OUTD	the output of the operational amplifier

Ordering information

Туре	Package	Packing Quantity
SL2177FXS8	SOP-8	4000PCS
SL2177FXV8	MSOP-8	3000PCS
SL4177FXS14	SOP-14	2500PCS
SL4177FXT14	TSSOP-14	3000PCS



Absolute maximum ratings (T_A=25°C)

Symbol	Parameter	Rated Value	Unit
Vs	power supply voltage	±19, 38 (single power supply)	V
V _{CM}	common-mode voltage	V _{S-} -0.3 to V _{S+} +0.3	V
l _{iN}	input current	±10	mA
V _{DM}	differential voltage	±0.7	V
TA	operating temperature	-40 to +125	°C
T _{STG}	storage temperature	-65 to +150	°C
TJ	junction temperature	150	°C
ESD	human body model (HBM)	2	kV

Remarks:

- 1.Exceeding the absolute maximum ratings may cause permanent damage to the device. The parameters listed above are only some critical ones, and exceeding normal operating ranges for other unlisted parameters should not be assumed. Prolonged operation at absolute maximum ratings may affect device reliability.
- 2. The input terminals are clamped to the power supply rails by diodes.
- 3. The device must never exceed the maximum junction temperature at any time.



Electrical parameters (T_A=25°C)

(V_S = \pm 18 V, T_A = 25°C, V_{CM} = V_S/2, V_O = V_S/2, R_L = 10 k Ω connected to V_S/2, unless otherwise noted.)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Input Characteristics						
Vos	input offset voltage		-150	±50	150	μV
Vos TC	offset voltage drift	T _A =-40℃ to +125℃		0.5		µV/℃
IB	input bias voltage	V _{CM} =V _S /2		±100		pА
los	input offset current			±100		pА
Vсм	common-mode input voltage range	T _A = -40℃ to +125℃	V _{S-}		(V _{S+}) -1.5	V
	common-mode rejection ratio open-loop voltage gain	V _{S-} <v<sub>CM<v<sub>S+ -1.5V</v<sub></v<sub>		110		dB
		T _A =-40℃ to +125℃		100		dB
		V _{S-} +0.5V <v<sub>O<v<sub>S+-0.5V</v<sub></v<sub>		120		dB
A _{VOL}	Input offset voltage	T _A =-40℃ to +125℃		110		dB
Output Cl	naracteristics					
	high output voltage swing	R _L = 10kΩ	(V _{S+}) -200	(V _{S+}) -120		mV
VOH		T _A =-40℃ to +125℃	(V _{S+}) -280			mV
	low output voltage swing	RL=10kΩ		(V _{S-}) +110	(V _{S-}) +200	mV
V _{OL}		T _A =-40℃ to +125℃			(V _{S-}) +280	mV
	short-circuit output current	source current		25		mA
Isc		sink current		25		mA
Power Characteristics						
PSRR power		$V_{\rm S}$ =4V to 36V		110		dB
	power supply rejection ratio	T _A =-40℃ to +125℃		100		dB
	quiescent current (single channel)			410	550	μA
ΙQ		T _A =-40℃ to +125℃			650	μA
Noise						
Vn	input voltage noise	f=0.1Hz to 10Hz		8		μVpp
en	input voltage noise density	f= 1kHz		22		nV/√Hz
Dynamic Characteristics						
GBW	gain bandwidth product	G=-10		2		MHz
SR	slew rate	G=+1		1.6		V/µs



Electrical parameters (T_A=25°C)

(Vs= \pm 2.5V, T_A=25°C, V_{CM}=Vs/2, V₀=Vs/2, R_L=10k Ω connected to Vs/2, unless otherwise specified.)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Input Characteristics						
Vos	input offset voltage		-150	±50	150	μV
Vos TC	offset voltage drift	T _A =-40℃ to +125℃		0.5		µV/℃
IB	input bias voltage	V _{CM} =V _S /2		±50		pА
l _{os}	input offset current			±50		pА
V _{СМ}	common-mode input voltage range	T _A = -40℃ to +125℃	Vs-		(Vs+)-1.5	V
01100	common-mode rejection ratio open-loop voltage gain	V _{S-} <v<sub>CM<v<sub>S+ -1.5V</v<sub></v<sub>		95		dB
CIVILIA		T _A =-40℃ to +125℃		90		dB
		V _{S-} +0.5V <v<sub>O<v<sub>S+-0.5V</v<sub></v<sub>		115		dB
AVOL	input offset voltage	T _A =-40℃ to +125℃		105		dB
Output Ch	aracteristics					
	high output voltage swing	R∟= 10kΩ	(Vs+)-30	(Vs+)-20		mV
Vон		T _A =-40℃ to +125℃	(Vs+)-40			mV
	low output voltage swing	RL=10kΩ		(Vs-)+20	(Vs-) +30	mV
Vol		T _A =-40℃ to +125℃			(Vs-) +40	mV
	short-circuit	source current		25		mA
lsc	output current	sink current		25		mA
Power Cha	aracteristics		I		1	1
PSRR pow		$V_{\rm S}$ =4V to 36V		110		dB
	power supply rejection ratio	T _A =-40℃ to +125℃		100		dB
	quiescent current (single channel)			390	540	μA
ΙQ		T _A =-40℃ to +125℃			640	μA
Noise						
Vn	input voltage noise	f=0.1Hz to 10Hz		8		μV _{pp}
en	input voltage noise density	f= 1kHz		22		nV/√Hz
Dynamic (Characteristics					
GBW	gain bandwidth product	G=-10		2		MHz
SR	slew rate	G=+1		1.5		V/µs



Typical performance characteristics

(V_S = ±18 V, T_A = 25°C, V_{CM} = VS/2, V_O = VS/2, R_L = 10 k Ω connected to V_S/2, unless otherwise noted.)





Typical performance characteristics

(Vs = \pm 18 V, T_A = 25° C, V_{CM} = Vs/2, V₀ = Vs/2, R_L = 10 k Ω connected to Vs/2, unless otherwise noted.)



Fig.10 No Phase Flip

Fig.11 Quiescent Current vs. Temperatur



1. Application information

The SL2177F and SL4177F series are low-offset operational amplifiers renowned for their exceptional performance, making them an ideal choice for many high-precision applications. They exhibit a drift of 0.5μ V/°C across the entire operating temperature range. Additionally, these amplifiers feature high CMRR, PSRR, and open-loop gain characteristics. In scenarios with high noise or high power supply impedance, decoupling capacitors (such as 0.1μ F) should be placed adjacent to the power supply pins of the op-amp and positioned as close as possible to these pins.

2. Working characteristics

The specified supply voltage range for the SL2177F and SL4177F series is from 3.3V to 36V (\pm 1.65V to \pm 18V). The operational temperature range is specified as -40° C to +125° C. Parameters related to supply voltage and temperature are typically tested under typical performance conditions.

3. Phase reversal protection

The SL2177F and SL4177F series feature phase reversal protection. In typical operational amplifiers, when the input voltage exceeds the common-mode input voltage range, the output phase can flip. This often occurs in non-inverting circuit configurations where the input voltage exceeds the specified common-mode voltage range, causing the output to flip and reach the supply rails. The SL2177F and SL4177F series mitigate this issue by limiting their output to the supply rails. Refer to Figure 12 for characteristic curves illustrating this feature.



Fig.12 Phase Reversal Test Diagra



4. Capacitive load and its stability

The SL2177F and SL4177F series can directly drive a 1nF capacitive load at unity gain without oscillation. Unity gain followers (buffers) are particularly sensitive to capacitive loads; driving a capacitive load directly can reduce the phase margin of the operational amplifier, leading to output ringing or oscillation. In applications requiring the driving of larger capacitive loads, it is advisable to add an isolation resistor R_{ISO} between the output and the capacitive load, as illustrated in Figure 13. This isolation resistor R_{ISO} , along with the capacitive load C_L , introduces a zero, thereby improving stability. A higher value of R_{ISO} enhances output stability, though at the cost of gain accuracy, as R_{ISO} and the load resistor R_L form a voltage divider network.

A more robust circuit configuration, depicted in Figure 14, offers improved stability and high DC accuracy. Connecting the inverting terminal to the output via a feedback resistor RF effectively enhances DC precision. C_F and R_{ISO} compensate for any phase margin loss. Using a high-pass element, the output signal is fed back to the inverting input, ensuring overall stability of the feedback loop.



Fig.13 Indirect Driving Of Heavy Capacitive Loads

For circuits without a buffer, there are two other ways to improve the phase margin: 1) increase the gain of the op amp, or 2) add a capacitor in parallel with the feedback resistor to compensate for the parasitic capacitance at the inverting input.



Fig.14 Directly Driving Capacitive Loads With High DC Accuracy



5. Layout guidelines

To achieve optimal operational performance of the equipment, the following layout principles should be followed when designing a printed circuit board (PCB):

A. Divide the ground into separate digital and analog sections, carefully plan the paths for current return to ground to avoid digital signal return paths interfering with analog signals. If using a multi-layer PCB, dedicate one layer specifically to ground; this aids in heat dissipation and effectively reduces EMI noise.

B. Minimize parasitic capacitance and the proximity effect (Seebek effect) by placing external components (such as feedback resistors) as close to the chip as possible.

C. Keep input signal traces as short as possible and away from power lines or other digital signal lines.

D. Connect a low ESR, 0.1µF ceramic bypass capacitor between each power pin and ground pin, placed as close to the chip as feasible. In single-supply applications, use a capacitor to connect the chip's power pin to ground.

E. Consider adding a low-impedance, driven guard ring around critical wiring to significantly reduce leakage currents between different potential points.

These principles ensure efficient circuit performance and adherence to electrical engineering practices for PCB layout.

6. Low-side current sampling

As shown in Figure 15, the operational amplifier forms a low-side current sampling circuit. The load current (I_{LOAD}) generates a voltage difference across the resistor (R_{SHUNT}) and is amplified by the SL2177F and SL4177F. When the power supply voltage remains unchanged, the output voltage range can be changed by changing the resistor (R_{SHUNT}) and the closed-loop amplification factor.





7. High pass filter



As shown in Figure 16, the SL2177F and SL4177F series form a bridge amplifier.

Fig.16 Bridge Amplifier

8. Programmable voltage source

As shown in Figure 17, the SL2177F and SL4177F series, along with DACs and power amplifiers, form a highprecision programmable power supply. Amplifier circuits using capacitors and resistors amplify the output voltage of the DAC, with a gain of 1+R4/R1. In applications with wide input voltage ranges, the SL2177F and SL4177F exhibit high accuracy and low drift characteristics.



Fig.17 Programmable voltage source



Packaging information

MSOP-8



SOP-8





Packaging information

TSSOP-14



SOP-14

