

Pulse width modulation (pwm) circuit

Description

UC3843AN is a current-mode PWM integrated circuit designed for switching power supplies. It offers significant advantages over voltage control methods in aspects such as load response and linearity of adjustment.

Feature


- Includes undervoltage lockout circuit
- Low startup current (typical value is 70uA)
- Stable internal reference voltage source
- High-current totem-pole output (drive current up to 1A)
- Operating frequency up to 500kHz
- Automatic feedback compensation circuit
- Double pulse suppression
- Strong load response characteristics

Package type:




SOP-8

Block Diagram



Pinout



| Pin NO. | Pin Name | Function | Pin NO. | Pin Name | Function |
|---------|----------|---------------------|---------|----------|-------------------|
| 1 | COMP | comparator input | 5 | GND | ground |
| 2 | VFB | negative feedback | 6 | OUTPUT | output |
| 3 | ISENSE | current sensitivity | 7 | VCC | power supply |
| 4 | RT/CT | oscillator terminal | 8 | VREF | reference voltage |

Maximum Rated Value (unless otherwise specified, $T_{amb}=25^{\circ}\text{C}$)

| Parameter | Symbol | Value | Unit |
|-----------------------------------|-----------------|-------------|--------------------|
| power supply voltage | V_{cc} | 30 | V |
| output current | I_o | ± 1 | A |
| error amplifier current | $I_{sink} (EA)$ | 10 | mA |
| error amplifier input voltage | $V_{in} (EA)$ | -0.3 ~ +6.3 | V |
| power consumption | $P_D(DIP)$ | 1 | W |
| operating environment temperature | T_{amb} | 0 ~ 70 | $^{\circ}\text{C}$ |
| storage temperature | T_{stg} | -55 ~ 150 | $^{\circ}\text{C}$ |

Electrical Characteristics (unless otherwise specified, $V_{cc}=15\text{V}$, $R_T=10\text{k}\Omega$, $C_T=3.3\text{nF}$, $T_{amb}=0^{\circ}\text{C} \sim 70^{\circ}\text{C}$)

| Parameter | Symbol | Text Condition | Min | Typ | Max | Unit |
|---------------------------------------|--------------------------|--|------|------|------|---------------|
| Reference power supply section | | | | | | |
| reference voltage | V_{REF} | $T_J=25^{\circ}\text{C}$, $I_{REF}=1\text{mA}$ | 4.9 | 5 | 5.1 | V |
| line regulation | ΔV_{REF} | $12\text{V} \leq V_{cc} \leq 25\text{V}$ | | 6 | 20 | mV |
| load regulation | ΔV_{REF} | $1\text{mA} \leq I_{REF} \leq 20\text{mA}$ | | 6 | 25 | mV |
| short circuit output current | I_{sc} | $T_{amb}=25^{\circ}\text{C}$ | -30 | -100 | -180 | mA |
| oscillator section | | | | | | |
| oscillation frequency | f_{osc} | $T_J=25^{\circ}\text{C}$ | 47 | 52 | 57 | kHz |
| frequency voltage characteristics | $\Delta f/\Delta V_{cc}$ | $12\text{V} \leq V_{cc} \leq 25\text{V}$ | | 0.05 | 1 | % |
| oscillation amplitude | $V(OSC)$ | 4 Foot peak value | | 1.6 | | Vpp |
| Error amplifier section (EA) | | | | | | |
| input bias current | I_{BIAS} | | | -0.1 | -2 | μA |
| input voltage | $V_{in} (EA)$ | $V_1 = 2.5\text{V}$ | 2.42 | 2.5 | 2.58 | V |
| open-loop voltage gain | G_{VO} | $2\text{V} \leq V_O \leq 4\text{V}$ | 60 | 90 | | dB |
| current suppression ratio | P_{SRR} | $12\text{V} \leq V_{cc} \leq 25\text{V}$ | 60 | 70 | | dB |
| output leakage current | I_{SINK} | $V_2 = 2.7\text{V}$, $V_1 = 1.1\text{V}$ | 2 | 6 | | mA |
| output sink current | I_{SOURCE} | $V_2 = 2.3\text{V}$, $V_1 = 5\text{V}$ | -0.5 | -0.8 | | mA |
| high-level output voltage | V_{OH} | $V_2 = 2.3\text{V}$, $R_L = 15\text{k}\Omega$ to GND | 5 | 6 | | V |
| low-level output voltage | V_{OL} | $V_2 = 2.7\text{V}$, $R_L = 15\text{k}\Omega$ to Pin8 | | 0.7 | 1.1 | V |

| Current sensitivity section | | | | | | |
|------------------------------|-----------------|----------------------------|------|------|------|---------|
| gain | GV | | 2.85 | 3 | 3.15 | V/V |
| maximum input signal | V_i (MAX) | $V_1 = 5V$ | 0.9 | 1 | 1.1 | V |
| power supply rejection ratio | P_{SRR} | $12V \leq V_{CC} \leq 25V$ | | 70 | | dB |
| input bias current | I_{BIAS} | | | -2 | -10 | μA |
| Output | | | | | | |
| output low level | | $I_{SINK} = 20mA$ | | 0.1 | 0.4 | V |
| output high level | V_{OL} | $I_{SINK} = 200mA$ | | 1.5 | 2.2 | V |
| rise time | | $I_{SOURCE} = 20mA$ | 13 | 13.5 | | V |
| falling time | V_{OH} | $I_{SOURCE} = 200mA$ | 12 | 13 | | V |
| output low level | t_r | $C_L = 1nF$ | | 50 | 150 | ns |
| output high level | t_f | $C_L = 1nF$ | | 50 | 150 | ns |
| UVL circuits | | | | | | |
| starting threshold | $V_{TH}(ST)$ | | 7.8 | 8.4 | 9 | V |
| minimum operating voltage | $V_{OPR}(MIN)$ | | 7 | 7.6 | 8.2 | V |
| PWM | | | | | | |
| maximum duty cycle | D (MAX) | | 94 | 96 | | % |
| minimum duty cycle | D (MIN) | | | | 0 | % |
| Current | | | | | | |
| starting current | I_{ST} | | | 70 | 120 | μA |
| action supply current | $I_{CC}(OPR)$ | $V_3 = V_2 = 0V$ | | 11 | 17 | mA |
| zener voltage | V_Z | $I_{CC} = 25mA$ | | 34 | | V |

Basic Test Circuit

