

# Low Power Polarity-Insensitive RS 485 Transceiver

# Description

The SL485N is designed for RS-485/RS-422 communication. It is a full-duplex communication transceiver that includes one driver and one receiver, featuring driver enable (DE) and receiver enable (RE) pins. When disabled, the driver and receiver outputs are in a high-impedance state. It has a fail-safe circuit that ensures the receiver output is correct even if the receiver input is open-circuited or short-circuited. It also has a +15kV ESD (Electrostatic Discharge) protection feature. Additionally, its receiver has a 1/8 unit load input impedance, allowing up to 256 transceivers to be connected on the bus. Compared to traditional 485 chips, the SL485N has an adaptive feature that allows communication regardless of the L1 and L2 connection (no need to distinguish L1 and L2), with a communication rate that must be greater than 25Hz. Its features include:

- ESD protection for L1/L2 pins: +15kV HBM
- Fractional unit load allows up to 256 devices on the bus
- Tri-state R<sub>x</sub> and T<sub>x</sub> outputs
- Operates on a single +5V power supply
- Package forms: SOP8, DIP8

## Applications

- Industrial control
- Electricity meters
- Industrial motor drives
- Automated HVAC systems
- RS485/RS422 interfaces

## **Functional Description**

The SL485N high-speed transceiver for RS-485/RS-422 communication includes one driver and one receiver. It has a fail-safe circuit that ensures the receiver output is a logic high level when the receiver input is open or short-circuited. If all transmitters connected to a terminal-matched bus are disabled (high impedance), the receiver will output a logic high level. The SL485N has a low slew-rate driver that reduces EMI and reflections caused by improper cable termination, achieving error-free data transmission up to 500 kbps. The SL485N is a half-duplex transceiver.

### **Receiver input filtering**

When operating at 500kbps, the SL485N receiver includes input filtering in addition to input hysteresis. This filtering function improves noise suppression for slow-rising and falling differential signals.

### **Reducing EMI and reflections**

The low slew-rate driver of the SL485N reduces EMI and lowers reflections caused by improper terminal matching of the cable.

### **Bus Attachment 256 Loads**

Standard RS-485 receivers have an input impedance of  $12K\Omega$  (one unit load), and standard drivers can drive up to 32 unit loads. It has a 1/8 unit load input impedance (greater than  $96K\Omega$ ), allowing up to 256 transceivers to be connected to the same communication bus. These devices can be combined freely or used in combination with other RS-485 transceivers, as long as the total load on the same bus does not exceed 32 unit loads.


### **ESD** Protection

All pins of the SL485N have ESD discharge protection circuits to prevent damage to the chip from human touch or ESD events during assembly. The driver outputs and receiver inputs have additional enhanced ESD protection circuits, which can withstand ±15kV ESD shocks without damage.



# Pin configuration and function

# Pin arrangement diagram



## **Pin function**

Pin Number	Pin Name	Function Description
1	RO	Receive Output
2	RE	Receive Enable: Low level effective, when high, receive output is high impedance.
3	DE	Receive Enable: Low level effective, when high, receive output is high impedance.
4	DI	Transmit Data Input
5	GND	Ground
6	L1	Receive Input/Transmit Output
7	L2	Receive Input/Transmit Output
8	V <sub>cc</sub>	Power Supply

# Electrical Characteristics LimitingParameters(Unlessspecified,Tamb=25°C)

Symbol	Parameter	Min	Мах	Unit
V <sub>cc</sub>	Power Supply Voltage	-	+6.0	V
	Control Input Voltage (DE, RE)	-0.5	+6.0	V
	Driver Input Voltage (DI)	-0.5	+6.0	V
	Driver Output Voltage (L1, L2)	-7.0	+12.0	V
	Receiver Input Voltage (L1, L2)	-7.0	+12.0	V
	Receiver Output Voltage (RO)	-0.3	V <sub>CC</sub> +0.3	V
T <sub>STG</sub>	Storage Temperature Range	-65	+160	°C
T <sub>OP</sub>	Operating Temperature Range	-40	+85	°C
	8-pin Plastic Encapsulated DIP (Above +70°C)	-	725	mW
Continuous Power Consumption	8-pin Plastic Encapsulated SOP (Above +70°C	-	470	mW
	Soldering Temperature (10 seconds)	-	+300	°C



# DC Parameters: (Unless specified, V\_CC=5V±5%, T\_amb = 25 $^\circ \! \mathbb{C}$ )

Parameter		Test Con	dition	Min	Тур	Max	Unit
Driver Differential Output (No Load)	V <sub>OD1</sub>	-		-	-	5	V
Driver Differential Output (With Load))	V <sub>OD2</sub>			2	3	-	V
Driver Differential Output Voltage Variation (Note 2)	$\Delta V_{\text{OD}}$			-	-	0.2	v
Driver Differential Output Voltage Variation (Note 2)	V <sub>oc</sub>	Fig 1, R=5 R=279		-	$V_{cc}$ /2	3	V
Driver Common-Mode Output Voltage Variation (Note 2)	$\Delta V_{OC}$			-	-	0.2	v
Input High Voltage	V <sub>IH</sub>	DE, RE	,DI	2	-	-	V
Input Low Voltage	V <sub>IL</sub>	DE, RE	,DI	-	-	0.8	V
Input Current	I <sub>IN1</sub>	DE, RE	,DI	-	-	±2	uA
	I <sub>IN2</sub>	DE=0V, V <sub>cc</sub> =5V	VI <sub>N</sub> =5V	-	40	90	
Input Current (L1,L2) (Note 3)			V <sub>IN</sub> =0V	-	60	100	uA
Receiver Differential Input Threshold Voltage	V <sub>TH</sub>	-7V ≤V <sub>CM</sub> ≤+12V		-100	-	100	mV
Receiver Input Hysteresis	$\Delta V_{\text{TH}}$			-	25	-	mV
Receiver Output High Voltage	V <sub>OH</sub>	I <sub>o</sub> =-4m	۱A	VCC- 1.5V	-	-	v
Receiver Output Low Voltage	V <sub>o</sub> L	l <sub>o</sub> =4m	A	-	-	0.4	V
Receiver End Tri-State (High Impedance) Output Current	I <sub>OZR</sub>	0.4V ≤V₀≤2.4V		-	±1	-	uA
Receiver Input Impedance	R <sub>IN</sub>	-7V ≤V <sub>CM</sub> ≤+12V		96	-	-	kΩ
	I <sub>cc</sub>	No <u>lo</u> ad, RE	DE=V <sub>cc</sub>	-	480	800	uA
No Load Supply Current		RE =DI=GND or Vcc	DE=GND	-	450	700	uA
Receiver Output Short Circuit Current	I <sub>OSR</sub>	0V ≤V <sub>RO</sub> ≤V <sub>CC</sub>		-	±80	-	mA
ESD Protection		L1 / L2 Between, Human Model		±15	-	-	kV

Note 1: All currents flowing into the device are positive, and currents flowing out of the device are negative; unless otherwise specified, all voltages are referenced to ground. Note 2:  $\Delta$ VOD and  $\Delta$ VOC are the respective changes in VOD and VOC when the DI input state changes. Note 3: The diagrams listed are with L1 as port A and L2 as port B, and vice versa.



# Switching characteristics: unless otherwise specified, $V_{dd}$ =5V±5%, $T_{amb}$ = 25°C

Parameter	Symbol	Condition	Min	Тур	Мах	Unit
	t <sub>DPLH</sub>		250	-	1000	nS
Driver Input to Output	t <sub>DPHL</sub>	_	250	-	1000	nS
Driver Output Offset   t <sub>DPLH</sub> – t <sub>DPHL</sub>	t <sub>DSKEW</sub>		-	-3	±100	nS
	t <sub>DR</sub>	Fig3 and Fig 5	200	-	750	nS
Driver Rise, Fall Time	t <sub>DF</sub>	RDIFF=50Ω C <sub>L1</sub> =C <sub>L2</sub> =100pF	200	-	750	nS
Driver Enable to Output High	t <sub>DZH</sub>	Fig4 and Fig 6, C <sub>L</sub> =100pF S2 closed	-	-	2500	nS
Driver Enable to Output Low	t <sub>DZL</sub>	Fig4 and Fig 6, C∟=100pF S1 closed	-	-	2500	nS
Driver from Low to Off	t <sub>DLZ</sub>	Fig 4 and Fig 6, C <sub>L</sub> =15pF S1 closed	-	-	100	nS
Driver from High to Off	t <sub>DHZ</sub>	Fig 4 and Fig 6, C∟=15pF S2 closed	-	-	100	nS
	t <sub>RPLH</sub>		-	-	200	nS
Receiver Input to Output	t <sub>RPHL</sub>		-	-	200	nS
Differential Receiver Offset  t <sub>RPLH</sub> - t <sub>RPHL</sub>	trskew	Fig 7 and Fig 9,   V <sub>ID</sub>   ≥ 2.0V; V <sub>ID</sub> rise and fall time	-	3	±30	nS
Receiver Enable to Output Low	t <sub>RZL</sub>	Fig 2 and Fig 8 C <sub>L</sub> =100pF S1 closed	-	20	50	nS
Receiver Enable to Output High	t <sub>RZH</sub>	Fig 2 and Fig 8 C <sub>L</sub> =100pF S2 closed	-	20	50	nS
Receiver from Low to Off	t <sub>RLZ</sub>	Fig= 2 and Fig= 8 C <sub>L</sub> =100pF S1 closed	-	20	50	nS
Receiver from High to Off	t <sub>RHZ</sub>	Fig 2 and Fig 8 C <sub>L</sub> =100pF S2 closed	_	20	50	nS
Maximum Data Rate	f <sub>MAX</sub>		-	500	-	kbps

# Polarity characteristics:


The polarity direction of the driver and receiver polarity switches remains consistent. Under the following conditions DE=RE=0V, and RO is low, the polarity direction changes after a period  $T_s$ .

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Polarity Switch Flip Wait Time	Ts	DE=RE=0, RO is low	45	65	80	ms



### Note:

• Test circuit diagrams






Fig1: driver dc characteristic test load

Fig2: receiver enable/shutdown switching characteristic test load

Test circuit diagrams




Fig 3: Driver Switching Characteristic Test Load




Fig4: Driver Enable/Shutdown Switching Characteristic Test Load



Test circuit diagram




Fig 5: driver transmission delay

• Test circuit diagram




Fig 6: driver enable shutdown timing

• Test circuit diagram




Fig7: Receiver transmission delay timing



Test circuit diagram




fig 8: receiver enables hut down timing

• Test circuit diagram Figure 9






fig9: receiver transmission delay test circuit





# Package dimensions and outline drawing $({\tt Unit:\ mm})$



SOP8










Marking	Min (mm)	Max (mm)	Marking	Min (mm)	Max (mm)		
A	4.95	5.15	C3	0.10	0.20		
A1	A1 0.37 0.47			0.20TYP			
A2	1.271	ΥP	D	1.05	ГҮР		
A3	0.411	ΥP	D1	0.50	ГҮР		
В	5.80	6.20	R1	0.07TYP			
B1	3.80	4.00	R2	0.07TYP			
B2	B2 5.0TYP			17TYP			
С	1.30	1.50	2	13TYP			
C1	0.55	0.65	3	4TYP			
C2	0.55	0.65	4	12TYP			



DIP8







Marking	Min (mm)	Max (mm)	Marking	Min (mm)	Max (mm)	
A	9.30	9.50	C2	0.5	50	
A1	1.52	24	C3	3.3		
A2	0.39	0.53	C4	1.57TYP		
A3	2.5	4	D	8.20	8.80	
A4	0.661	ΓΥΡ	D1	0.20	0.35	
A5	0.991	ΓΥΡ	D2	7.62	7.87	
В	6.3	6.5	1	8 TYP		
С	7.2	0	2	8 TYP		
C1	3.30	3.50	3	5 TYP		