

## Description


CD4013 is a dual D-type flip-flop, consisting of two identical, independent data-triggered flip-flops. Each flip-flop has independent data (D), set (SD), reset (CD), clock input (CP), and Q and Q' complementary outputs.

This device can function as a shift register and, by connecting the Q output to the data input, can be used in counters and triggers. When triggered on the rising edge of the clock, the logic level applied to the D input is transferred to the Q output. Set and reset operations are asynchronous with respect to the clock and are activated by a high level on the set or reset line, respectively.

The recommended operating voltage ( $V_{DD}$ ) for CD4013 is between 3V and 15V. Input ports must be connected to  $V_{DD}$ ,  $V_{SS}$ , or other input pins. Its main characteristics include:


- Wide clock rising and falling edges
- Fully static operation
- Operates under three reference voltages: 5v, 10v, and 15v
- Standard symmetric output characteristics
- Provides a wide temperature range: -40°C to +85°C
- Complies with jedec standard jesd13-b
- Applications include automation and industrial fields
- Ring counters
- Registers
- Fixed triggers
- Package type: Sop-14

## Functional Block Diagram and Pin Description




Functional Block Diagram

Logic diagram (single trigger)



Pinout diagram



## Pin description and structural schematic

Pin Number	Pin Name	Function
1	1Q	logic positive input
2	1̄Q	logic negative input
3	1CP	clock input (low-to-high clock triggering edge active)
4	1CD	asynchronous reset input (active high)
5	1D	data input
6	1SD	asynchronous set input (active high)
7	VSS	system ground (0V)
8	2SD	asynchronous set input (active high)
9	2D	data input
10	2CD	asynchronous reset input (active high)
11	2CP	clock input (low-to-high clock edge triggered)
12	2̄Q	logic negative input
13	2Q	logic positive input
14	VDD	system power

## Truth table and Logical relationships

Control port			Input	Output	
n <sub>SD</sub>	n <sub>CD</sub>	n <sub>CP</sub>	n <sub>D</sub>	n <sub>Q</sub>	n <sub>Q̄</sub>
H	L	X	X	H	L
L	H	X	X	L	H
H	H	X	X	H	H
L	L	↑	L	L	H
L	L	↑	H	H	L

ps: H = active high; L = active low; X = non-consider ; ↑= clock rise

## Electrical Characteristics

**Maximum ratings** (Unless otherwise specified, T<sub>amb</sub>=25°C, V<sub>ss</sub> = 0V)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
power supply voltage	V <sub>DD</sub>		-0.5	-	+15	V
input clamping current	I <sub>IK</sub>	V <sub>I</sub> < -0.5 V or V <sub>I</sub> > V <sub>DD</sub> + 0.5 V	-	-	±10	mA
input voltage	V <sub>I</sub>		-0.5	-	V <sub>DD</sub> +0.5	V
output clamping current	I <sub>OK</sub>	V <sub>O</sub> < -0.5 V or V <sub>O</sub> > V <sub>DD</sub> + 0.5 V	-	-	±10	mA
input/output current	I <sub>IO</sub>		-	-	±10	mA
power supply current	I <sub>DD</sub>		-	-	50	mA
operating environment temperature	T <sub>amb</sub>		-40	-	+85	°C
storage temperature	T <sub>stg</sub>		-65	-	+150	°C
soldering temperature	T <sub>L</sub>	10 second	DIP SOP	245 250		°C

## Recommended operating conditions

Parameter	Symbol	Condition	Min	Max	Uint
power supply voltage	$V_{DD}$		3	15	V
input voltage	$V_I$		0	$V_{DD}$	V
operating environment temperature	$T_{amb}$		-40	+85	°C
input rise/fall rate	$\Delta t/\Delta V$	$V_{DD} = 5V$	-	3.75	ns/V
		$V_{DD} = 10V$	-	0.5	ns/V
		$V_{DD} = 15V$	-	0.08	ns/V

## Electrical characteristics

**DC parameters 1** (Unless otherwise specified,  $T_{amb}=25^{\circ}\text{C}$ ,  $V_{SS}=0\text{V}$ ,  $V_I=V_{SS}$  or  $V_{DD}$ )

Parameter	Symbol	Text condition			Min	Typ	Max	Uint
		$V_O(\text{V})$	$V_{in}(\text{V})$	$V_{DD}(\text{V})$				
static current	$I_{DD \text{ max}}$	-	0.5	5	-	0.02	1	uA
		-	1	10	-	0.02	2	
		-	1.5	15	-	0.02	4	
		-	-	-	-	-	-	
low-level output current	$I_{OL \text{ min}}$	0.4	0.5	5	0.51	1	-	mA
		0.5	1	10	1.3	2.6	-	
		1.5	1.5	15	3.4	6.8	-	
high-level output current	$I_{OH \text{ min}}$	4.6	0.5	5	-0.51	-1	-	
		2.5	0.5	5	-1.6	-3.2	-	
		9.5	1	10	-1.3	-2.6	-	
		13.5	1.5	15	-3.4	-6.8	-	
low-level output voltage	$V_{OL \text{ max}}$	-	0.5	5	-	0	0.05	V
		-	1	10	-	0	0.05	
		-	1.5	15	-	0	0.05	
high-level output voltage	$V_{OH \text{ min}}$	-	0.5	5	4.95	5	-	
		-	1	10	9.95	10	-	
		-	1.5	15	14.95	15	-	
low-level input voltage	$V_{IL \text{ max}}$	0.5, 4.5	-	5	-	-	1.5	
		1, 9	-	10	-	-	3	
		1.5, 13.5	-	15	-	-	4	
high-level input voltage	$V_{IH \text{ min}}$	0.5, 4.5	-	5	3.5	-	-	
		1, 9	-	10	7	-	-	
		1.5, 13.5	-	15	11	-	-	
input current	$I_{IN \text{ max}}$	-	0.18	18	$\pm 10^{-5}$	$\pm 1$		uA

**DC parameters** (Unless otherwise specified,  $V_{SS}=0V$ ,  $V_I=V_{SS}$  or  $V_{DD}$ )

Parameter	Symbol	Test condition			Temperature		Unit	
		$V_o(V)$	$V_{in}(V)$	$V_{DD}(V)$	-40	+85		
Static current	$I_{DD}$ max	-	0.5	5	1	30	uA	
		-	1	10	2	60		
		-	1.5	15	4	120		
		-	-	-	-	-		
Low-level output current	$I_{OL}$ min	0.4	0.5	5	0.61	0.42	mA	
		0.5	1	10	1.5	1.1		
		1.5	1.5	15	4	2.8		
High-level output current	$I_{OH}$ min	4.6	0.5	5	-0.61	-0.42		
		2.5	0.5	5	-1.8	-1.3		
		9.5	1	10	-1.5	-1.1		
		13.5	1.5	15	-4	-2.8		
Low-level output voltage	$V_{OL}$ max	-	0.5	5	0.05		V	
		-	1	10	0.05			
		-	1.5	15	0.05			
High-level output voltage	$V_{OH}$ min	-	0.5	5	4.95			
		-	1	10	9.95			
		-	1.5	15	14.95			
Low-level input voltage	$V_{IL}$ max	0.5, 4.5	-	5	1.5			
		1, 9	-	10	3			
		1.5, 13.5	-	15	4			
High-level input voltage	$V_{IH}$ min	0.5, 4.5	-	5	3.5			
		1, 9	-	10	7			
		1.5, 13.5	-	15	11			
Input current	$I_{IN}$ max	-	0.18	08	$\pm 0.1$	$\pm 1$	uA	


**AC parameters** (Unless otherwise specified,  $T_{amb}=25^{\circ}C$ , input  $t_r, t_f = 20\text{ns}$ ,  $C_L = 50\text{pF}$ ,  $R_L = 20\text{K}\Omega$ )

Parameter	Symbol	Test condition $V_{DD}(\text{V})$	Min	Typ	Max	Unit
clock to Q, $\bar{Q}$ output propagation delay	$t_{PHL}, t_{PLH}$	5	--	150	300	ns
		10	--	65	130	
		15	--	45	90	
set to Q or reset to $\bar{Q}$ rising delay	$t_{PLH}$	5	--	150	300	ns
		10	--	65	130	
		15	--	45	90	
set to $\bar{Q}$ or reset to Q falling delay	$t_{PHL}$	5	--	200	400	ns
		10	--	85	170	
		15	--	60	120	
transition time	$t_{THL}, t_{TLH}$	5	--	100	200	ns
		10	--	50	100	
		15	--	40	80	
maximum clock input frequency	$f_{CL}$	5	3.5	7	--	MHz
		10	8	16	--	
		15	12	24	--	
minimum clock pulse width	$t_W$	5	--	70	140	ns
		10	--	30	60	
		15	--	20	40	
minimum set or reset pulse width	$t_W$	5	--	90	180	ns
		10	--	40	80	
		15	--	25	50	
minimum data setup time	$t_s$	5	--	20	40	ns
		10	--	10	20	
		15	--	7	150	
minimum data hold time	$t_H$	5	--	2	5	ns
		10	--	2	5	
		15	--	2	5	
clock input rise/fall time	$t_{rCL}, t_{fCL}$	5	--	--	15	ns
		10	--	--	10	
		15	--	--	5	
input capacitance	$C_{in}$	--	--	5	7.5	pF


## Test circuit

### Ac test circuit

Data setup time data hold time minimum clock pulse width propagation delay and transition time




$n_{sd}, n_{cd}$  Recovery Time Graph Pulse Width Diagram



Ps: testing point

Power Supply Voltage	Input	Output		
$V_{DD}$	$V_M$	$V_M$	$V_X$	$V_Y$
5 V to 15V	$0.5V_{DD}$	$0.5V_{DD}$	$0.1V_{DD}$	$0.9V_{DD}$

### Switching Characteristics Test Circuit Diagram



PS:

CL: Load capacitance includes fixture and probe capacitance


RT: Terminal resistor must match the output impedance of the signal source



### Testing point

Power Supply Voltage	Input		Output
$V_{DD}$	$V_I$	$t_{r,tf}$	$C_L$
5V to 15V	$V_{ss}$ or $V_{DD}$	$\leq 20$ ns	50pF

### Typical Application Circuit And Description


#### Application Circuit 1



**Application circuit 2****Application circuit 3**

## Outline package diagram

SOP14



Symbol	Size (mm)		Symbol	Size (mm)	
	Min	Max		Min	Max
A	8.55	8.75	C4	0.203	0.233
A1	0.356	0.456	D	0.95	1.15
A2	1.27TYP		D1	0.40	0.70
A3	0.302TYP		D2	0.20TYP	
B	3.80	4.00	R1	0.20TYP	
B1	5.80	6.20	R2	0.20TYP	
C	1.40	1.60	$\theta_1$	$8^\circ \sim 12^\circ$ TYP	
C1	0.60	0.70	$\theta_2$	$8^\circ \sim 12^\circ$ TYP	
C2	0.52	0.62	$\theta_3$	$0^\circ \sim 8^\circ$	
C3	0.05	0.25	$\theta_4$	$4^\circ \sim 12^\circ$	